Abstract-Variation in channel length degrades circuit reliability and yield. A common way to compensate for this problem is to increase the mean channel length, which, unfortunately, degrades circuit performance for digital circuits. One source of channel length variation is lithography, during which the line width is influenced by local layout patterns. It is possible to compensate for this effect by resizing transistor gates appropriately on the mask. However, the effectiveness of the correction is limited by constraints such as the mask correction resolution. To determine how to design a good correction scheme with limited resources, we have developed a method to compare different correction algorithms in terms of their impact on the performance of one of the main functional blocks in a state-of-the-art microprocessor. In particular, to evaluate correction algorithms while avoiding the high cost associated with generating multiple mask sets and fabricating product wafers with each of these mask sets, we present a method for predicting the correction results using simulation. Our methodology involves a DRC-based approach for gate resizing, along with critical path simulation for evaluating circuit performance. In-line CD measurement data were used to measure the impact of the proximity effect on transistor channel length. Electrical test results were used to calibrate the device models for circuit simulation.
i.e., channel length) impacts yield. This impact can be reduced by raising the mean channel length, which, however, decreases circuit speed. By improving the uniformity of channel length, it is possible to maintain yield and reliability without increasing the mean channel length. This can be achieved by proximity correction of CD's on the poly mask.
Due to many limiting factors, perfect mask correction cannot be achieved. For example, mask correction resolution limits exist, which prevents the application of arbitrary correction amounts. In addition, it is difficult to perform CD measurements for all gate configurations on a routine basis, which would be needed for determining the appropriate correction amounts. In addition to these factors, proximity correction is also limited by control of the focal plane. A number of techniques have been proposed to improve CD control in the presence of variations in the focal plane. These include offaxis illumination [15] , phase shifting masks [13] , [14] , and the use of assist features [15] , [16] . Off-axis illumination improves CD control for just dense features, while scatter bars (assist features) seem to improve the depth-of-focus for all pattern densities. Nevertheless, even with improved CD control, such proximity correction schemes will still result in some systematic variability in the mean CD. For example, the CD difference between dense and isolated features is minimized if the scatter bar is as wide as possible, but not printable. But, wide scatter bars may not fit between features that are neither isolated nor dense, resulting in a different CD for such features. Hence, for such correction schemes, the mean CD is also limited by mask correction resolution and the number of categories that are routinely monitored. To determine how to design a good correction scheme with limited resources, we propose a new methodology for analyzing different correction schemes in terms of their impact on critical path delays.
Our approach is similar to the one suggested in [4] , where aerial imaging is used for proximity effect simulation. In this method, in order to measure the impact of the proximity effect, the modified layout is extracted and critical paths are simulated. Such an approach is able to provide accurate results, if the simulator is well calibrated to match the process. However, it involves a large amount of computation and might not be efficient for analyzing large irregular layouts. In this paper, we used a DRC-based approach for proximity correction, which requires less computation. This approach categorizes transistors according to local layout patterns and applies different resizing amounts to transistors according to their categories. Since the resize amounts are determined from measurement data, this approach provides relatively accurate results.
The DRC-based approach used in this paper was first proposed in [5] . Unlike [5] , where the resize amounts were determined by lithography simulation [6] [7] [8] , here we have used in-line CD measurement data in order to track the process more closely. In addition to the optical CD data, we have used electrical test results to calibrate the device models used for circuit simulation.
In this paper, we studied the impact of different correction algorithms on circuit performance with the following questions in mind.
• What is the impact of the proximity effect on circuit speed? • How well is the proximity effect corrected with commonly used mask correction schemes? • Correction results are limited by mask correction resolution and the number of CD measurements. How do these limiting factors affect circuit speed? Our benchmark is one of the six main functional blocks of a state-of-the-art microprocessor. It is a random logic block designed using standard cells and contains around 240 000 transistors. We focus our investigation on a set of 50 critical paths extracted from this block. This paper is organized as follows. Section II describes our methodologies for analyzing the proximity effect on circuit speed. Section III describes the use of the CD measurement data and the electrical test results. The experimental results are presented and analyzed in Section IV. Section V concludes the paper.
II. METHODOLOGY FOR ANALYZING THE PROXIMITY EFFECT
Our methodology for analyzing the proximity effect is summarized in Fig. 1 . The gate resizing tool resizes transistor gates in a layout based on a user-specified resizing algorithm. The SPICE file modifier produces a netlist with resized gates based on the difference between the resized layout and the netlist corresponding to the original layout. Finally, the resized netlist is used for critical path simulation, which has been automated.
A. Description of the Tools
The following sections describe the details of the tools we have developed or used in the above proximity analysis strategy. 
1) Gate resizing:
As a first order approximation, we assume that the resized amount due to the proximity effect depends mostly on the spacings between the line being resized and the lines immediately adjacent to it. We also assume that the lens aberrations, like coma [17] , are insignificant, and the proximity effect is independent of the orientation of the transistor. Before gate resizing, gate edges (i.e., the interfaces between the gates and the source/drain areas) are divided into five categories according to the spacings between the edge and the nearest poly line. Gates are divided into 15 categories according to the combination of edge categories. Tables I and  II show the edge categories and the gate categories, where denotes the spacing, and denotes the minimum poly spacing. Since the distance between two gates in series is usually and the distance between two gates in parallel is usually most gate edges belong to either edge categories or Fig. 2 shows a simple example explaining how our resizing scheme works. Fig. 2 (a) and (b) shows the edge categorization and the gate categorization. Fig. 2(c) shows the resized layout, assuming a simple resizing algorithm is used such that stay unchanged and are undersized by a small amount. The prototype of the gate resizing tool is implemented with CADENCE DRACULA [9] . The corresponding DRACULA script is described in Appendix A.
2) SPICE file modification: In order to evaluate the circuit speed, we generate the SPICE file for the resized layout based on the original SPICE file. Fig. 3 shows the overall flow of the SPICE file modification. The Layout Versus Schematic Check (LVS) is done in DRACULA. The corresponding DRACULA script is described in Appendix B. As a result of the LVS check, DRACULA outputs a report listing all discrepancies between the resized layout and the original SPICE file, which are transistor sizing discrepancies. This report can then be used for modifying the SPICE file. A Perl script was written for this purpose. This approach is efficient for layouts composed of random logic since reextraction of the netlist is avoided.
3) Critical path simulation:
To analyze the impact of the proximity effect and correction algorithms on circuit performance, we estimate the delay through the critical path, which is the path with the longest delay through the circuit.
Critical path simulations can be done with the aid of commercial tools such as SYNOPSYS and HSPICE. For this work, we used an in-house tool developed at Advanced Micro Devices, which covers the entire flow of the critical path simulation. This tool extracts a set of 50 critical paths from our benchmark. Due to the proximity-induced variations and other process variations, any of these paths is potentially the real critical path.
Since the proximity effect does not have a uniform effect on all paths through a circuit, the selection of critical paths under the influence of the proximity effect may be slightly different from that of the original design. However, since critical path extraction is a time-consuming process, we assume that the proximity effect has little impact on the selection of the critical paths and will use the set of critical paths extracted from the original design only.
B. Additional Techniques for Improving the Efficiency of Experiments

1) Hierarchical gate resizing:
Since the proximity effect on the boundary of a cell depends on the neighboring cell, it would be desirable to operate on the flattened layout, or apply special treatment for cell boundaries, as proposed in [10] . However, due to the complexity of the large layout, we have decided to apply hierarchical gate resizing without boundary treatments. This simplification was made based on the assumption that the distance between two transistor gates from neighboring cells normally exceeds the range of our interest, within which the proximity effect can create significant line width variations. To confirm this assumption, we extracted the following information from the 291 standard cells used in our benchmark.
• The number of polygons used for constructing the gate edges located less than away from cell boundaries was 605, where is the minimum poly spacing.
• The number of polygons used for constructing all gate edges was 18186.
The ratio between these two numbers is less than 3.33%, which indicates that only a small percentage of the gates are located near the cell boundaries. Therefore, we concluded that the error due to hierarchical gate resizing is negligible.
2) Avoidance of repetitive DRACULA runs: In our experiment of proximity correction, layout resizing and the LVS check were done in DRACULA, whose low efficiency creates a bottleneck for the whole process. To solve this problem, we minimized the number of DRACULA runs in the following way.
• During gate resizing, we marked gates from different categories with different resize amounts. These are not the final resize amounts but "marks" used for identifying gate categories.
• During the LVS check, the schematic extracted from the marked layout was compared with the original SPICE file. The result of the comparison was summarized in a discrepancy report, which lists the names of all transistors with inconsistent channel lengths in the two schematics, as well as the corresponding channel length differences. These channel length differences reflect the resize amounts used during gate resizing. Since different resize amounts were used for marking gates in different categories, we are able to identify the category of each gate in the SPICE file according to the LVS discrepancy report.
• When a new correction algorithm is used, we first identify the category of a gate, then resize the gate based on the user-specified resizing map, which translates gate categories to real resize amounts. By doing so, gate categories are marked directly on the schematics. Different correction algorithms can then be applied directly to the schematic without processing the layout with DRACULA again.
C. Assumptions and Simplifications
As we indicated in the Introduction, a tradeoff exists between accuracy and efficiency. In order to develop a tool efficient enough for analyzing industrial-sized designs, assumptions and simplifications have to be made. This section discusses them in detail.
1) Layout extraction:
As was already mentioned, two of the main steps in Fig. 1 , gate resizing and the LVS check, were implemented using DRACULA [9] . DRACULA is an industrial standard layout extraction tool mainly intended for the purpose of Design Rule Checking (DRC). It is not efficient enough, and does not have all the features needed for accurate proximity analysis. This leads to the following consequences.
First, during gate resizing, edge categorization involves determining the spacing between gates. In DRACULA, the spacing between two edges is evaluated as their Manhattan distance. This results in an inaccuracy whenever non-Manhattan geometries are involved. For a design without a substantial number of 45 degree lines, the error caused by this limitation is negligible.
Second, during the LVS Check, DRACULA measures the channel lengths of all gates. We have deduced from the DRAC-ULA extraction results that, while calculating effective channel length of a channel with a nonuniform length [see example in Fig. 2(c) ], instead of calculating a weighted average of the channel lengths, DRACULA measures the two channel lengths at the edges of the active region and calculates their average. This is a reasonable approximation for regular circuit extraction but might cause inaccuracy in our implementation. 1 To model gates of nonuniform channel length more accurately, the effective channel length should be calculated based on the overall gate configuration, or the transistor should be broken up into several transistors in parallel, each of them having a uniform channel length. Due to the lack of the feature, this cannot be implemented in DRACULA.
2) The order of correction: In order to estimate the resize amounts due to the proximity effect, CD measurements need to be made for specific gate configurations. To make CD measurements, we need to find target sites on the wafer. The problem becomes difficult for layouts modified by correction algorithms, since new gate configurations introduced by the correction algorithms cannot always be found on a mask currently in production. For example, the new gate configuration shown in Fig. 2 (c) cannot be found on the mask unless the specific correction algorithm that we have described has been applied to the mask. Thus we cannot measure the extent of the proximity effect on the new gate configuration until after generating the mask and fabricating wafers. As mask generation is an expensive and time consuming process, generating multiple masks for different correction algorithms would not be practical. Therefore, as a simplification, to compute the proximity effect on such a corrected layout, we first apply the resize amounts due to the proximity effect on the uncorrected layout based on data from wafers without proximity correction, then apply the correction. Notice that this is different from what is happening in reality, where the proximity effect always takes place after the correction. Assuming the correction amounts are small enough, the error caused by this limitation is negligible.
III. LINE WIDTH EVALUATION
To study the impact of the proximity effect, gates from different categories are resized by different amounts, which were determined from in-line CD measurements. To make CD measurements for a specific gate category, one gate was chosen as the representative from this category, and measurements were made for this gate on 64 dies across four wafers. For the specific process environment in which the wafers were produced, the measurement data show that channel lengths on the wafers are generally smaller than the defined minimum To amplify the CD difference, we calculated the normalized channel length expansion amount for each gate category, which is defined as where is the CD for this category and is the smallest CD among Notice that the expansion amount is not a monotonic function of layout pattern density. This phenomenon can be explained by the standing wave effect [11] . Also, note that the data in Table III and Fig. 4 were collected using a mask set without proximity correction. If techniques which enhance the depthof-focus are used, such as phase shifting masks and scatter bars, data should be collected for masks incorporating these techniques.
Due to the rapid change of the processing environment, the device models may not be able to track the behavior of the devices precisely. To reduce the error caused by the device models, for circuit simulation, we translated optical CD's into effective CD's according to electrical test results.
A test structure containing gates with two different optical CD's was produced in the same process environment as our microprocessor. For each optical CD, we obtained drive current values for both NMOS and PMOS transistors. Using proprietary SPICE models, we found the four CD values that produce these drive currents. These are the effective CD's. By linear interpolation, we obtained two mapping functions that translate optical CD's into effective CD's (1) (2) where is the effective CD and is the optical CD. Because N-and P-type devices are produced using the same mechanism, their optical CD's should be the same if they are designed with the same channel length. Their mapping functions are different because their device models are off by different amounts.
IV. EXPERIMENTAL RESULTS
For comparison, we applied different correction algorithms to the layout and studied their impact on critical path delays. The following sections describe the correction algorithms and the critical path simulation results.
A. Correction Algorithms
We studied the impact of the proximity effect by comparing the speed of the circuit with no correction and the speed of the circuit with ideal correction. These two correction algorithms are described below.
• IDEAL corrects all gates to the target CD. To maximize the circuit speed, the target CD is chosen to be the minimum CD allowed by the process. In practice, such a CD can usually be found by pushing the process to the limit (i.e., more aggressive process shall result in a large yield loss) and measuring the smallest CD on the wafer. In our case, we assume the process is already as aggressive as possible. Therefore, we used the smallest CD among all gate categories as the target CD, which is the CD of gate category • NONE denotes no proximity correction. Therefore, some gates will have channel lengths larger than the target CD, causing the circuit to be slower. In addition, we evaluated two correction algorithms used in industry, and , which divide gates into two and three correction categories, respectively. The definitions of the correction categories are shown in Fig. 5 . In , the dense category includes gates with poly lines located within a distance of (including ) from each side of the gate, and the iso category includes the rest of the gates. In , the dense category includes gates with poly lines located within a distance of (including ) from each side of the gate, the iso category includes gates with no poly line located closer than (excluding ) away from each side of the gates, and the denso category includes the rest of the gates. One gate category is chosen as the representative from each correction category. Gate category , , and are chosen to represent the Dense, Denso, and Iso category, respectively. The correction amounts are determined such that the CD's of all representatives are aligned to the smallest CD among these representatives. As shown in Table III,  has   TABLE IV  FREQUENCY DISTRIBUTION OF GATES the smallest CD of all representatives. Therefore, the target CD is chosen to be the CD of To adjust the correction amounts as the process shifts, the CD's of the representatives should be routinely monitored.
One problem with correction algorithms such as and is that the target CD is not as small as possible, because it is only the smallest CD among a small number of gate categories being sampled. The other problem is that they might create transistors with channel lengths smaller than the minimum CD allowed by the process. (This corresponds to the DRC concept of a minimum channel length rule violation.) Such devices may have excessive leakage currents and can contribute significantly to yield loss. To avoid over-shrinking and under-expanding, the gate category with the smallest channel length should be chosen as the representative. Due to the standing wave effect, it is hard to make the right choice without knowing the CD's for all gate categories. However, the reason we limit the number of correction categories is that the collection of CD data is costly, and manufacturing efficiency limits the number of gate categories that can be routinely monitored. As a result, the selection of the representative might be problematic and channel lengths under the allowed minimum CD might be created. For example, in , the gates in the iso category are shrunk by 3.48 , which is the correction amount needed to align to This causes over-shrinking in all the other gate categories in the iso category.
To address this problem, we developed another set of correction algorithms -using a different correction scheme. To use a smallest possible target CD, these algorithms choose the minimum CD among the 15 gate categories as the target CD. In our case, the target CD is chosen to be the CD of gate category These algorithms are designed to correct only the gate categories with known CD's in order to avoid over-shrinking. To maximize the benefit of correction, when assigning CD measurements, we give higher priority to more frequently occurring gate categories. To determine the order of priorities, we extracted the frequency distribution of gates from the circuit critical paths. The results are shown in Table IV and Fig. 6 . We then ranked the gate categories according to the frequency distribution, as shown in Table V . Correction is done following this order. Among correction algorithms -corrects the top two gate categories in Table V, corrects the top three gate categories, etc. Although the gate category with the smallest CD is found by comparing the CD's of all 15 categories prior to correction, due to the high cost associated with the collection of CD data, only the most frequent gate categories and the gate category with the smallest CD are routinely monitored, in order to adjust the correction amounts as the process shifts. Therefore, requires the CD measurements of three gate categories, requires the CD measurements of four categories, etc. Fig. 7 shows the procedures involved in these correction algorithms.
The advantage of these correction algorithms is that they leave fewer gates uncorrected as they correct the most frequent gate categories. This results in a tighter CD distribution. As we mentioned in the Introduction, improving the uniformity of channel length helps to optimize the tradeoff between yield and circuit speed. Because yield may be dominated by the leakage currents of the transistors with the shortest channel length in a circuit, and because leakage currents increase exponentially as a function of CD, variability in CD forces a larger CD target, which in turn results in slower circuit speeds. A tighter CD distribution allows the process to be targeted for a smaller channel length, while maintaining yield.
Notice that these correction algorithms still cannot guarantee the elimination of channel lengths that are smaller than the allowed minimum CD, as the division of gate categories might not be as fine as possible. If the CD of the representative gate is not the smallest within the gate category, other gates from the gate category may be over-corrected. In fact, no correction algorithm can eliminate the possibility of transistors with channel lengths below the allowed minimum CD as long as CD data for some of the gate configurations are unknown. Because of the fineness of our categorization of gates, the risk is limited to a few large gate categories, such as the isolated and partially isolated gates. Also, notice that a significant process shift might cause the gate category with the minimum CD to shift from one category to another. Therefore, the gate category which we are monitoring might no longer be the category with the target CD. To ensure a smallest possible target CD, we need to locate the gate category with the smallest CD again upon the use of a new process recipe.
To study the impact of the mask correction resolution, we applied two correction algorithms with different resolutions. RES0.001 and RES0.005 correct all gates to the target CD, using resolutions of 0.001 and 0.005 m, respectively. Each of these algorithms assumes CD measurements for all 15 gate categories are available. Therefore, the correction amount for each gate category is decided individually, based on CD measurements and the resolution. To avoid over-shrinking and under-expanding, shrink amounts are truncated, and expansion amounts are rounded up, to the nearest multiples of the resolution.
Notice that in the above correction algorithms, in order to concentrate on the impact of one limiting factor, we have chosen to ignore the other limiting factor. That is, an infinite resolution is used when the number of correction categories is being changed, and vice versa. However, correction algorithms in reality are limited by both factors. To compare the contribution to the increase in delay due to each limiting factor, we developed an additional set of correction algorithms -, which are essentially the same as correction algorithms -, but with a finite resolution of 0.001 m. In Table VI , the third column contains the percentage increases in channel length, with respect to the target CD. For each correction algorithm, the increase in channel length was calculated using , where is the index representing one of the 15 gate categories, is the normalized channel length expansion amounts of gate category , as shown in Table III, and is the frequency of gate category , as shown in Table IV . The fourth column contains the percentage increases in delay, which were calculated using where is the delay of the circuit corrected using a specific correction algorithm and is the delay of the circuit with the target CD. Fig. 8 plots the percentage increase in delay versus the percentage increase in channel length. The plot suggests a linear relation between the two. Therefore, we can roughly evaluate a correction algorithm by calculating the average channel length expansion amount.
B. Critical Path Simulation Results
C. Observations on Critical Path Simulation Results
The following observations were made from the results shown in Table VI .
First, the worst case increase in delay due to the proximity effect is about 5.77%. Therefore, the negative impact of the proximity effect cannot be ignored for high performance circuits manufactured with deep submicron processes.
Second, the two correction algorithms used in industry, and , create CD's smaller than the minimum CD allowed by the process, yet still cannot provide better speed improvement than although they routinely monitor the same number of gate categories. Hence it can be concluded that correction schemes should be based on the frequency of gates in the layout.
Third, correction algorithms -provide satisfactory speed improvement without creating CD's smaller than the allowed minimum CD. Given the constraint on the number of CD measurements, these correction algorithms make the most use out of the measurements by assigning them to the most frequent gate categories. Fig. 9 plots the increase in circuit delay versus the number of CD measurements. As shown in the plot, increasing the number of CD measurements leads to a larger speed improvement. As most gates are concentrated in a few of the gate categories, the growth of the speed improvement slows down after the number of CD measurements passes a certain point.
In addition, in correction algorithms such as CD measurements are assigned to the most frequent gate categories. Hence, the effectiveness of a correction algorithm is related to layout characteristics. To maximize the benefit of proximity correction, different correction algorithms should be applied to layouts with different characteristics.
The two limiting factors have different contributions to the increase in the critical path delay. In Fig. 9 , for any number of correction categories, the amount below the lower curve indicates the increase in delay due to the limited number of correction categories, while the amount between two curves indicates the increase in delay due to the limited resolution of 0.001 m. Table VII shows the percentage contribution due to each limiting factor. As shown in the table, the contribution of the resolution limit increases as the number of correction category increases. At a certain point, the contribution of the resolution limit will begin to dominate. Beyond this point, it does not make much sense to increase the number of correction categories without improving the resolution. Hence the resolution limits the number of categories that should be used for proximity correction.
In principle, increasing mask correction resolution improves the correction algorithm. To study this relation more closely, we computed the average channel length expansion amount for a few more resolutions and plotted the results in Fig. 10 , as the relation between the percentage increase in delay and the average channel length expansion amount is almost linear. The purpose of this plot is to show that given the high cost of resolution improvement, there exists a point of diminishing return. To achieve maximum profit, extremely high resolution may not be needed.
V. CONCLUSION
In this paper, we approached the problem of proximity correction by pre-fabrication mask correction. Due to many limiting factors, the proximity effect cannot be corrected completely. To determine how to design a good correction scheme with limited resources, we have proposed a methodology for analyzing different correction schemes in terms of their impact on critical path delays.
The first limiting factor we have studied is a restriction on the number of CD measurements. Current correction algorithms used in industry may create transistors with channel lengths below the target CD by resizing gates with unknown CD's. To minimize the risk of creating very small CD's, we have developed a different correction scheme, which corrects gate categories with known CD's only. By assigning CD measurements to the most frequent gate categories, these correction algorithms provide effective results for an industrial circuit. Since the frequency distribution of gates differs from layout to layout, we concluded that different correction algorithms should be applied to layouts with different characteristics.
The second limiting factor we have studied is the limited mask correction resolution. In principle, increasing mask correction resolution improves the correction algorithm. However, given the high cost of resolution improvement, there exists a point of diminishing return. To achieve maximum profit, this point can be found with the help of a quick proximity analysis strategy, such as the one described in this paper.
The proximity analysis method we have presented predicts the results of proximity correction algorithms by simulation. By doing this, we avoided the expensive and time-consuming process of generating multiple masks and fabricating product wafers with each proximity correction scheme. To analyze a large industrial circuit, we have chosen to use a simple model for proximity correction. However, this method can be used to evaluate the effectiveness of more sophisticated correction schemes, such as annular illumination [15] , phase shifting masks [13] , [14] , and assist features [15] , [16] . In this case, we would need to collect data from masks after such techniques have been applied. Then our approach of simulating the critical paths could be used to compare uncorrected masks with, for example, phase shifting masks or masks with scatter bars. In addition, our simulation methodology could be used to determine CD correction amounts to be used in combination with phase shifting masks or masks with scatter bars.
APPENDIX A DRACULA SCRIPT FOR CATEGORIZING TRANSISTOR GATES
The DRACULA script operates on a layout in [12] format. It includes five steps. The first step is to find gate edges, which are the boundary between the gate region and the source/drain region. Fig. 11 shows their relative position to the gate region. The gate edges are the thin rectangles on the gate-side of the boundary, with a thickness of 0.001 m. The thickness of the gate edges is magnified in the figure. This step can be done using DRACULA functions such as and, not, or, and size.
The second step is to divide the poly layer into isolated convex polygons. As a design rule checker, DRACULA only checks for spacings between isolated polygons, since a short between connected polygons does not alter the electrical connectivity of the circuit. To force DRACULA into checking spacings between connected polygons, we first divided the poly layer into convex polygons using DRACULA function cut-term, then isolated them by shrinking each convex polygon by 0.001 m. The isolated convex polygons are stored in a layer called pnew. Fig. 12 illustrates the generation of pnew.
The third step is to categorize gate edges according to spacings between gates. Here we used DRACULA exterior spacing checking function ext[pr']. Given a user-defined spacing rule, ext[pr'] checks the projection distance between polygons and flags the edges that are too close to each other by placing thin error bars on the outside of these edges. For example, DRACULA code checks for edges in layer pnew that are spaced less than or equal to away from each other and outputs the error bars to layer e1. The operator le stands for "less than or equal to." The thickness of the error bars is 0.001 m. Fig. 13 shows their relative position. By overlapping the error bars with gate edge layer, we are able to identify all edges that are spaced within a distance of Smin from each other. Similarly, edges with different spacings can be found by applying different spacing rules.
The fourth step is to categorize transistor gates according to the combination of edge categories. Here we assumed the minimum spacing in the poly layer is larger than the minimum channel length. Therefore, we consider two edges as enclosing a gate if the spacing between them is less than the minimum channel length. To identify the gate region enclosed by edges of certain combinations, we used DRACULA spacing checking function ext [r] . Unlike ext[pr'], ext[r] places the error bar between the edges that are too close to each other. For example, DRACULA code looks for polygons in layer e1 which are spaced less than away from polygons in layer e2, fills up the space between them by error bars, and outputs these error bars to layer tmp, which can later be used to generate gate regions between edges of category and Again, the operator le stands for "less than or equal to." Fig. 14 illustrates the generation of tmp using the example shown in Fig. 13 . As shown in Fig. 14(b) , space between tips of gate edges can be incorrectly identified as gates. To remove these polygons, we shrunk tmp by 0.001 m. We then expanded tmp by 0.002 m in order to restore the original gate size. The fifth step is to assign different resize amounts to gates from different categories. As described in Section II, these resizing amounts are not the final resize amounts but "marks" used for identifying gate categories. Notice that we did not distinguish poly gates from poly interconnect during gate categorization, but only gates are resized in this step.
The DRACULA script outputs the resized poly layer in GDSII format. To generate a complete layout, the resized poly layer needs to be merged with other layers from the original layout.
APPENDIX B DRACULA SCRIPT FOR LVS CHECK As described in Section II, the purpose of the LVS check is to identify transistor categories according to transistor sizing differences between the resized layout and the original SPICE file. The LVS check includes the following steps.
• Generate a DRACULA-readable schematic from the original SPICE file.
• Extract a schematic from the resized layout.
• Compare the above two schematics and output a discrepancy report containing transistor sizing discrepancies.
Step 1 can be done by running DRACULA program LOGLVS. Steps 2 and 3 can be done by running a script using DRACULA program PDRACULA. The script involves three steps. The first step is to establish circuit connectivity and propagate nodal information. This step can be done using DRACULA functions connect, link and stamp. The second step is to identify transistors using DRACULA function element. These two steps extract a transistoronly schematic from the layout. The third step compares the schematic extracted from the layout with the schematic extracted from the SPICE file using DRACULA function lvschk and outputs a transistor sizing discrepancy report. The transistor sizing discrepancies can later be used for identifying transistor categories.
